model-based design of a floating-point pipelined accumulator with hdl coder compatibility for fpga implementation Search Results